![]() |
![]() |
||||||||
![]() |
|||||||||
|
System Validation and Verification
|
|||||||||
![]() |
This book as published by CRC Press in 1997. It covers these two processes that reduce program risk. Validation is a process for proving that design risks presented by the requirements are minimized before a lot of money has been spent doing the design. Verification is a process for developing evidence that the design solution satisfies the requirements upon which it is based.
|
||||||||